-
1 скачок ресинхронизации
скачок ресинхронизации
Число квантов времени, на которое может быть удлинен фазовый сегмент 1 (Phase_Seg 1) или укорочен фазовый сегмент 2 (Phase_Seg 2).
[ http://can-cia.com/fileadmin/cia/pdfs/CANdictionary-v2_ru.pdf]Тематики
EN
Русско-английский словарь нормативно-технической терминологии > скачок ресинхронизации
См. также в других словарях:
скачок ресинхронизации — Число квантов времени, на которое может быть удлинен фазовый сегмент 1 (Phase Seg 1) или укорочен фазовый сегмент 2 (Phase Seg 2). [http://can cia.com/fileadmin/cia/pdfs/CANdictionary v2 ru.pdf] Тематики сети вычислительные EN re synchronization… … Справочник технического переводчика
C Sharp syntax — The correct title of this article is C# syntax. The substitution or omission of the # sign is because of technical restrictions. Main article: C Sharp (programming language) This article describes the syntax of the C# programming language. The… … Wikipedia
Central processing unit — CPU redirects here. For other uses, see CPU (disambiguation). An Intel 80486DX2 CPU from above An Intel 80486DX2 from below … Wikipedia
List of capoeira techniques — This is a list of techniques used in capoeira. Capoeira has a variety of different techniques that make use of the hands, feet, legs, arms and head. Both kicks, punches and takedowns are among the offensive movements, but the emphasis is normally … Wikipedia
List of D.Gray-man chapters — The chapters of the manga series D.Gray man are written and drawn by Katsura Hoshino and have been serialized in Weekly Shonen Jump by Shueisha since its premiere on May 31, 2004.cite web|url=http://www.animenewsnetwork.com/encyclopedia/manga.php?… … Wikipedia
ship — shipless, adj. shiplessly, adv. /ship/, n., v., shipped, shipping. n. 1. a vessel, esp. a large oceangoing one propelled by sails or engines. 2. Naut. a. a sailing vessel square rigged on all of three or more masts, having jibs, staysails, and a… … Universalium
Transport triggered architecture — The transport triggered architecture (TTA) is an application specific instruction set processor ( ASIP ) architecture template that allows easy customization of microprocessor designs. The basic idea of transport triggering is to allow programs… … Wikipedia